Scipediacontent: Scipediacontent moved page Draft Content 672578006 to Manohar et al 2010a

2021-02-02T06:40:29Z

Scipediacontent moved page Draft Content 672578006 to Manohar et al 2010a

Scipediacontent: Created page with " == Abstract == The configurable routing in asynchronous FPGAs accounts for 80-90% of the total area and consumes 80-90% of the total power. This paper presents an asynchrono..."

2021-02-02T06:40:26Z

Created page with " == Abstract == The configurable routing in asynchronous FPGAs accounts for 80-90% of the total area and consumes 80-90% of the total power. This paper presents an asynchrono..."

New page

== Abstract ==

The configurable routing in asynchronous FPGAs accounts for 80-90% of the total area and consumes 80-90% of the total power. This paper presents an asynchronous FPGA that applies two techniques to reduce power consumption. First, the routing is altered to use two-phase logic rather than four-phase logic. Second, enable (acknowledge) signals are voltage scaled such that the overall FPGA performance is not affected. The resulting FPGA is evaluated across eight of the MCNC LGSynth93 benchmarks. This FPGA consumes up to 60% less power than a conventional asynchronous FPGA. In addition, the extra slack provided by two-phase routing increases the throughput of some benchmarks by up to 70%. The additional hardware required to implement the low-power techniques increases the total area by only 12%.

== Original document ==

The different versions of the original document can be found in:

* [http://vlsi.cornell.edu/~rajit/ps/fpga2p.pdf http://vlsi.cornell.edu/~rajit/ps/fpga2p.pdf]

* [http://xplorestaging.ieee.org/ielx5/5476381/5476957/05476972.pdf?arnumber=5476972 http://xplorestaging.ieee.org/ielx5/5476381/5476957/05476972.pdf?arnumber=5476972],
: [http://dx.doi.org/10.1109/async.2010.23 http://dx.doi.org/10.1109/async.2010.23]

* [http://yadda.icm.edu.pl/yadda/element/bwmeta1.element.ieee-000005476972 http://yadda.icm.edu.pl/yadda/element/bwmeta1.element.ieee-000005476972],
: [http://ieeexplore.ieee.org/articleDetails.jsp?arnumber=5476972 http://ieeexplore.ieee.org/articleDetails.jsp?arnumber=5476972],
: [https://dl.acm.org/citation.cfm?id=1826165.1826385 https://dl.acm.org/citation.cfm?id=1826165.1826385],
: [https://dblp.uni-trier.de/db/conf/async/async2010.html#LaFriedaHM10 https://dblp.uni-trier.de/db/conf/async/async2010.html#LaFriedaHM10],
: [https://academic.microsoft.com/#/detail/1982876335 https://academic.microsoft.com/#/detail/1982876335]

← Older revision	Revision as of 06:40, 2 February 2021
(No difference)

Manohar et al 2010a - Revision history

Scipediacontent: Scipediacontent moved page Draft Content 672578006 to Manohar et al 2010a

Scipediacontent: Created page with " == Abstract == The configurable routing in asynchronous FPGAs accounts for 80-90% of the total area and consumes 80-90% of the total power. This paper presents an asynchrono..."